World of Chips, Episode 11: Chip Design Flow -- Step 1 | Synopsys
6:13
Find in video from 00:10Introduction to Chip Design Flow
World of Chips, Episode 11: Chip Design Flow -- Step 1 | Synopsys
54.6K viewsMay 16, 2012
YouTubeSynopsys
World of Chips, Episode 12: Chip Design Flow -- Steps 2 - 3 | Synopsys
2:57
Find in video from 00:10Introduction to Chip Design
World of Chips, Episode 12: Chip Design Flow -- Steps 2 - 3 | Synop…
21.8K viewsMay 16, 2012
YouTubeSynopsys
CCD Everywhere throughout the RTL-to-GDSII Design Flow with Synopsys’ Fusion Compiler | Synopsys
2:53
CCD Everywhere throughout the RTL-to-GDSII Design Flow with Synopsys’ Fusion Compiler | Synopsys
3.5K viewsDec 4, 2019
YouTubeSynopsys
Logic Synthesis of RTL | Synopsys Design Compiler | Synopsys DC | dc_shell | DC Tutorial
11:16
Logic Synthesis of RTL | Synopsys Design Compiler | Synopsys DC | dc_shell | DC Tutorial
41.7K viewsOct 28, 2018
YouTubeTeam VLSI
Using Verdi for Design Understanding - Loading a Design in Verdi | Synopsys
5:10
Find in video from 00:15Simulation Flow Method
Using Verdi for Design Understanding - Loading a Desig…
19.3K viewsJul 9, 2020
YouTubeSynopsys
Design and Verify RFICs – Part 1 | Synopsys
10:11
Find in video from 00:23Introducing the RF Design Flow
Design and Verify RFICs – Part 1 | Synopsys
1.4K viewsNov 9, 2022
YouTubeSynopsys
World of Chips, Episode 15: Chip Design Flow -- Step 7 | Synopsys
2:22
World of Chips, Episode 15: Chip Design Flow -- Step 7 | Synopsys
11.5K viewsMay 16, 2012
YouTubeSynopsys
Faster Analog Design Closure with Early Parasitic Analysis Flow - Part 1 | Synopsys
9:47
Find in video from 04:30Partially Oscillation Flow with SPFI
Faster Analog Design Closure with Early Parasitic Analysis Flow - Par…
948 viewsJun 24, 2021
YouTubeSynopsys
5:16
Wolrd of Chips, Episode 14: Chip Design Flow -- Steps 5 - 6 | Synopsys
12.2K viewsMay 16, 2012
YouTubeSynopsys
2:46
World of Chips, Episode 17: Chip Design Flow -- Step 7 (even more) | Synopsys
8.7K viewsMay 16, 2012
YouTubeSynopsys
Physical Design - Part 1: Synthesis Process | Synopsys Design Compiler Tool | Demo (Webinar 2)
19:41
Find in video from 00:11Introduction to RTL File Design
Physical Design - Part 1: Synthesis Process | Synopsys Design Comp…
9.7K viewsJun 16, 2023
YouTubeChipEdge Technologies Pvt. Ltd.
World of Chips, Episode 13: Chip Design Flow -- Step 4 | Synopsys
10:14
Find in video from 07:27Optimizing Design
World of Chips, Episode 13: Chip Design Flow -- Step 4 | Synopsys
19.8K viewsMay 16, 2012
YouTubeSynopsys
39:59
Physical Design - Part 2: Place & Route Process | Synopsys ICC-II Compiler Tool | Demo (Webinar 2)
8.1K viewsJun 16, 2023
YouTubeChipEdge Technologies Pvt. Ltd.
6:18
The Heart of Innovation: Explaining the Chip Design Journey with Synopsys | Synopsys
3K viewsMar 6, 2025
YouTubeSynopsys
4:17
Designing with AI : Applying AI to Optimize Workflows | Synopsys
1.7K viewsMay 17, 2022
YouTubeSynopsys
13:27
Synopsys DC Compiler Tool Tutorial-1 | AND Gate RTL to Gate-Level Synthesis
1.9K viewsApr 5, 2025
YouTubeIC Simulation by Dr. Chokkakula Ganesh
21:25
RTL Design & Simulation | Synopsys VCS Tutorial | Functional verification of RTL
27.6K viewsOct 28, 2018
YouTubeTeam VLSI
Logic Synthesis in Design Compiler | GUI Mode | RTL-to-GDSII flow| design_vision tutorial
11:24
Find in video from 07:13Compiling the Design
Logic Synthesis in Design Compiler | GUI Mode | RTL-to-GDSII flow| de…
11.9K viewsOct 28, 2018
YouTubeTeam VLSI
16:03
Logic Equivalence Check | Synopsys Formality Tutorial | RTL-to-GDSII flow | LEC Check
20K viewsOct 31, 2018
YouTubeTeam VLSI
4:21
Synplify Project Flow Tutorial | Synopsys
1.6K viewsOct 3, 2023
YouTubeSynopsys
1:40
EDA (Electronic Design Automation) Explained in 90 Seconds | Synopsys
71.5K viewsSep 24, 2021
YouTubeSynopsys
18:27
RTL to GDSII flow | Basic terminology used in the ASIC flow | Various EDA tools
40.4K viewsOct 28, 2018
YouTubeTeam VLSI
9:33
Lec. 1| ASIC Design flow overview | RTL to GDSII flow
11.4K viewsJun 28, 2024
YouTubeAnand Raj
2:13
Introducing Fusion Compiler | Synopsys
4K viewsMar 12, 2019
YouTubeSynopsys
0:58
Revolutionizing AI Chip Development: Synopsys Solutions for the Future | Synopsys
1.9M views7 months ago
YouTubeSynopsys
World of Chips, Episode 10: EDA and the Chip Design Flow | Synopsys
6:59
Find in video from 04:51Design Flow Overview
World of Chips, Episode 10: EDA and the Chip Design Flow | Synop…
14.8K viewsMay 22, 2020
YouTubeSynopsys
ASIC DESIGN- LOGIC SYNTHESIS & PHYSICAL DESIGN USING SYNOPSYS DC AND ICC
1:01:00
Find in video from 01:07Converting RTL Design to Netlist
ASIC DESIGN- LOGIC SYNTHESIS & PHYSICAL DESIGN USING SYNO…
24.6K viewsSep 3, 2017
YouTubeMelvin Sen Thomas
UPF Supply Sets Video Series – Part 3: Flat and Hierarchical Flows | Synopsys
5:02
Find in video from 01:35Hierarchical Flow Implementation
UPF Supply Sets Video Series – Part 3: Flat and Hierarchical Flows | Sy…
7.3K viewsSep 16, 2015
YouTubeSynopsys
2:44
Automatically Generate, Budget and Optimize UPF with Synopsys Verdi UPF Architect | Synopsys
7.2K viewsSep 12, 2022
YouTubeSynopsys
Learn to Create a Customized Bundle Design in SaberES Designer | Synopsys
7:19
Find in video from 01:34Custom Bundle Design Flow in Saber E.S. Designer
Learn to Create a Customized Bundle Design in SaberES Design…
897 viewsNov 15, 2022
YouTubeSynopsys
See more